The CDBM CDBC is an 8-stage parallel input se- rial output shift register A parallel serial control input en- ables individual JAM inputs to each of 8 . Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise . CD The an 8-stage parallel input serial output shift register A parallel serial control input enables individual JAM inputs to each of 8 stages Q outputs are.

Author: Malmaran Mikaran
Country: Mongolia
Language: English (Spanish)
Genre: Automotive
Published (Last): 14 May 2011
Pages: 377
PDF File Size: 13.52 Mb
ePub File Size: 7.36 Mb
ISBN: 494-9-85188-385-8
Downloads: 45386
Price: Free* [*Free Regsitration Required]
Uploader: Gakree

I’ve found some code online but unfortunately it is not helpful for understanding how the shift register works.

Under these conditions, the chip does not advance dataeheet 8 bits at all and SER IN is completely ignored. Mechanical switches should never drive logic clocks directly for this reason! While doing the tests I wrote down the output state of Q8.


CDBE with buttons and leds Q8. Q7 goes into Q8. Here’s how I use the switches to duplicate what the MCU does: I’ve just updated the schematic image. Here is it in English. Datawheet bets are off until you debounce the push button driving the clock input – you will be getting anything from 1 to hundreds of edges everytime you press it at the moment.


JoeN on Oct 09, What does Qn-1 cd401

CD datasheet, CD datasheets, manuals for CD electornic semiconductor part

The first one was wrong, the 8 input switches should be connected to VDD, not ground. CDBE with buttons and leds. JoeN Edison Member Posts: Data Sheet for the CD I will never ask you to do anything that I wouldn’t do myself. Is this not happening?

CD – Q8 output. This is called a “preset” function.

CD BE – Understanding the truth table. Have you hit all pins with a logic probe to make sure they have the voltage you think they do? Clock falling doesn’t do a thing, as you would expect.

In either case, after the clock rises, Q6, Q7, and Q8 are available on their respective output pins. Input s n – LOW 5. That is what the data sheet says, at least.

According to the output table image CD – Q8 output. Basically I’m duplicating what a MCU does but at very slow speed.

  INTEL 21152 PDF

(PDF) CD4014 Datasheet download

I did this before with a 74HC shift register and it clarified for me how it functions, but with the CD it’s a different story. CD – truth table. PE – LOW 6. MarkT on Oct 06, I read the truth table simply. What does Q1 Internal mean?

CD (NSC) PDF技术资料下载 CD 供应信息 IC Datasheet 数据表 (6/6 页)

MarkT Brattain Member Posts: Input s n – HIGH I did this with one of the 8 inputs and in another test with two inputs datadheet 3. I thought that the AVR has Schmitt trigger inputs when a port is configured for digital input. I’m not sure if this is the correct way to do it but I got some results that I don’t understand.

It looks like a weird serial-in, last-three-bits-out, with parallel 8 bit preset shift register to me.